Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6





Fig. 7






Fig. 9

IN-SWITCH PRIORITY MODE		OUTPUT SIDI IN-DEVICE CELL BUFFER	INPUT SIDE IN-DEVICE CELL BUFFER	REMARKS
XX00	HIGHEST PRIORITY	EF (H)	EF	WITH DELAY ASSURANCE
XX01	SECOND HIGH- EST PRIPRITY	EF (L)		WITH BANDWIDTH
0010	THIRD HIGH- EST PRIORITY	AF1	AF1	ASSURANCE
0110	11	AF2	AF2	WITH DELAY ASSURANCE
1010	11	AF3	AF3	WITHOUT BANDWIDTH
1110	TT .	AF4	AF4	ASSURANCE WITHOUT DELAY
XX11	LEAST HIGI- EST PRIORITY	BE	BE	ASSURANCE WITHOUT BANDWIDTH
				ASSURANCE

Fig. 10

VALUE OF		
IN-QUEUE DISCARD LEVEL	DISCARD PRIORITY IN BANDWIDTH CONTROLLER	
0000	LOW DISCARD PROBABILITY	
0001		
	+	
0010	↓	
0011	HIGH DISCARD PROBABILITY	
1111	WITHOUT FAIL IN IN-DEVICE PACKET	
	CONTROLLER PACKET	

Fig. 11




Fig. 12




Fig. 13

	IN-QUEUE NUM	4BER	
	INPUT SIDE IN-DEVICE CELL BUFFER MODE	OUTPUT SIDE IN-DEVICE CELL BUFFER MODE	
XX00	112 ~127	960 r 112	SIMPLE PRIORITY QUEUE 1 (CORRESPOND TO DIFF SERV EF CLASS) EF(H)
XX01	96~111		SIMPLE PRIORITY OUEUE 1 (CORRESPOND TO DIFF SERV EF CLASS) EF(L)
0010	16~31	16	WRR QUEUE 1 (DIFF SERV AF1 CLASS)
0110	32~47	32	WRR QUEUE 2 (DIFF SERV AFI CLASS)
1010	48~63	48	" 3 (")
1110	64~79	64	" 4 (")
XX11	00~15	0	BE QUEUE (BE CLASS)

Fig. 14




Fig. 15




Fig. 16

